Hello once again and sorry for the long delay but I am left with virtually zero time for for my hobby :(
Anyway, I found a couple of minutes made some tests:
First of all, cables are good, the same for router, connection from ISP.
I run c:pciscan and apparently my pci ethernet isn't recognized by MorphOS even though the green light at the back of the ethernet is on (meaning it is powered on) and the chipset is the correct one. I will swap the pci ethernet to another slot. Aside that, any other ideas?
Here below follows the pciscan output in case I missed anything:
pcix.library 51.5
------------------------------------------------------
BoardObject 0x2000F7FC Owner <>
Bridge <pci0> Bus 0 Dev 11 Function 0
Vendor 0x106B <Apple Computer Inc.> Device 0x20 <UniNorth AGP>
Class 0x6 <Bridge>
SubClass 0x0 <Host bridge>
ProgInterface 0x0 <>
Command 0x16
-> Memory Access
-> Bus Mastering
-> Memory Write & Invalidate
Status 0x2230
-> Reserved 4
-> 66 MHz Capable
-> Received Master Abort
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0x80
Cap_List: CapPtr 0x100002
Cap_List: CapID 0x2
AGP 1.0 Interface Version
AGP Status Reg Offset 0x84
-> RQ 7
-> ARQSZ 0 (optimum request size = 2^(ARQSZ+4)
-> CAL_Cycle 4ms
-> Side Band Address Support
-> Rate 1X/2X
AGP Command Reg Offset 0x88
-> PRQ Entries 0
-> PARQSZ Entries 0 (optimum request size = 2^(ARQSZ+4)
-> CAL_Cycle 4ms
IOBase: Address 0xEFFFF000
------------------------------------------------------
BoardObject 0x2000F8FC Owner <Radeon>
Bridge <pci0> Bus 0 Dev 16 Function 0
Vendor 0x1002 <ATI Technologies Inc> Device 0x4966 <Radeon RV250 If [Radeon 9000]>
Class 0x3 <Display controller>
SubClass 0x0 <VGA compatible controller>
ProgInterface 0x0 <VGA controller>
Command 0x87
-> I/O Access
-> Memory Access
-> Bus Mastering
-> Wait Cycles
Status 0x2B0
-> Reserved 4
-> 66 MHz Capable
-> Fast Back-To-Back
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0x58
Cap_List: CapPtr 0x205002
Cap_List: CapID 0x2
AGP 2.0 Interface Version
AGP Status Reg Offset 0x5C
-> RQ 47
-> ARQSZ 0 (optimum request size = 2^(ARQSZ+4)
-> CAL_Cycle 4ms
-> Side Band Address Support
-> Fast Write Support
-> Rate 1X/2X
AGP Command Reg Offset 0x60
-> PRQ Entries 0
-> PARQSZ Entries 0 (optimum request size = 2^(ARQSZ+4)
-> CAL_Cycle 4ms
-> Side Band Address Support Enabled
Cap_List: CapPtr 0x6020001
Cap_List: CapID 0x1
PMC
-> PME_Support 0x0
-> D2_SupportFW
-> D1_SupportFW
-> Aux_Current 0x0
-> Version 0x2
PMCSR
-> Data_Scale 0x0
-> Data_Select 0x0
-> PowerState 0x0
PMCSR_BSE
Data 0x0
IOBase: Address 0xEFFFF000
Base 0: Address 0xE7FFF000 Size 0x8000000
Base 2: Address 0xE7FEF000 Size 0x10000
------------------------------------------------------
BoardObject 0x2000FC94 Owner <pciusb.device>
Bridge <pci1> Bus 1 Dev 3 Function 0
Vendor 0x10B9 <ALi Corporation> Device 0x5237 <ASRock 939Dual-SATA2 Motherboard>
Class 0xC <Serial bus controller>
SubClass 0x3 <USB Controller>
ProgInterface 0x10 <OHCI>
Command 0x7
-> I/O Access
-> Memory Access
-> Bus Mastering
Status 0x2B0
-> Reserved 4
-> 66 MHz Capable
-> Fast Back-To-Back
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0x60
Cap_List: CapPtr 0xD8020001
Cap_List: CapID 0x1
PMC
-> PME_Support 0x1B
-> Aux_Current 0x0
-> Version 0x2
PMCSR
-> Data_Scale 0x0
-> Data_Select 0x0
-> PowerState 0x0
PMCSR_BSE
Data 0x0
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FCD000 Size 0x1000
------------------------------------------------------
BoardObject 0x2000FD84 Owner <pciusb.device>
Bridge <pci1> Bus 1 Dev 3 Function 1
Vendor 0x10B9 <ALi Corporation> Device 0x5237 <ASRock 939Dual-SATA2 Motherboard>
Class 0xC <Serial bus controller>
SubClass 0x3 <USB Controller>
ProgInterface 0x10 <OHCI>
Command 0x7
-> I/O Access
-> Memory Access
-> Bus Mastering
Status 0x2B0
-> Reserved 4
-> 66 MHz Capable
-> Fast Back-To-Back
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0x60
Cap_List: CapPtr 0xD8020001
Cap_List: CapID 0x1
PMC
-> PME_Support 0x1B
-> Aux_Current 0x0
-> Version 0x2
PMCSR
-> Data_Scale 0x0
-> Data_Select 0x0
-> PowerState 0x0
PMCSR_BSE
Data 0x0
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FCC000 Size 0x1000
------------------------------------------------------
BoardObject 0x2000FE74 Owner <pciusb.device>
Bridge <pci1> Bus 1 Dev 3 Function 2
Vendor 0x10B9 <ALi Corporation> Device 0x5237 <ASRock 939Dual-SATA2 Motherboard>
Class 0xC <Serial bus controller>
SubClass 0x3 <USB Controller>
ProgInterface 0x10 <OHCI>
Command 0x7
-> I/O Access
-> Memory Access
-> Bus Mastering
Status 0x2B0
-> Reserved 4
-> 66 MHz Capable
-> Fast Back-To-Back
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0x60
Cap_List: CapPtr 0xD8020001
Cap_List: CapID 0x1
PMC
-> PME_Support 0x1B
-> Aux_Current 0x0
-> Version 0x2
PMCSR
-> Data_Scale 0x0
-> Data_Select 0x0
-> PowerState 0x0
PMCSR_BSE
Data 0x0
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FCB000 Size 0x1000
------------------------------------------------------
BoardObject 0x2000FF64 Owner <pciusb.device>
Bridge <pci1> Bus 1 Dev 3 Function 3
Vendor 0x10B9 <ALi Corporation> Device 0x5239 <ASRock 939Dual-SATA2 Motherboard>
Class 0xC <Serial bus controller>
SubClass 0x3 <USB Controller>
ProgInterface 0x20 <EHCI>
Command 0x6
-> Memory Access
-> Bus Mastering
Status 0x2B0
-> Reserved 4
-> 66 MHz Capable
-> Fast Back-To-Back
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0x50
Cap_List: CapPtr 0xC8025801
Cap_List: CapID 0x1
PMC
-> PME_Support 0x19
-> Aux_Current 0x0
-> Version 0x2
PMCSR
-> Data_Scale 0x0
-> Data_Select 0x0
-> PowerState 0x0
PMCSR_BSE
Data 0x0
Cap_List: CapPtr 0x2090000A
Cap_List: CapID 0xA
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FCA000 Size 0x100
------------------------------------------------------
BoardObject 0x20010054 Owner <>
Bridge <pci1> Bus 1 Dev 4 Function 0
Vendor 0x1102 <Creative Labs> Device 0x2 <CT4780 SBLive! Value>
Class 0x4 <Multimedia controller>
SubClass 0x1 <Multimedia audio controller>
ProgInterface 0x0 <>
Command 0x5
-> I/O Access
-> Bus Mastering
Status 0x290
-> Reserved 4
-> Fast Back-To-Back
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0xDC
Cap_List: CapPtr 0x6010001
Cap_List: CapID 0x1
PMC
-> PME_Support 0x0
-> D2_SupportFW
-> D1_SupportFW
-> Aux_Current 0x0
-> Version 0x1
PMCSR
-> Data_Scale 0x0
-> Data_Select 0x0
-> PowerState 0x0
PMCSR_BSE
Data 0x0
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FC9000 Size 0x20
------------------------------------------------------
BoardObject 0x20010144 Owner <>
Bridge <pci1> Bus 1 Dev 4 Function 1
Vendor 0x1102 <Creative Labs> Device 0x7002 <Gameport Joystick>
Class 0x9 <Input device controller>
SubClass 0x80 <Input device controller>
ProgInterface 0x0 <>
Command 0x4
-> Bus Mastering
Status 0x290
-> Reserved 4
-> Fast Back-To-Back
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0xDC
Cap_List: CapPtr 0x6010001
Cap_List: CapID 0x1
PMC
-> PME_Support 0x0
-> D2_SupportFW
-> D1_SupportFW
-> Aux_Current 0x0
-> Version 0x1
PMCSR
-> Data_Scale 0x0
-> Data_Select 0x0
-> PowerState 0x0
PMCSR_BSE
Data 0x0
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FC9020 Size 0x10
------------------------------------------------------
BoardObject 0x20010234 Owner <pciusb.device>
Bridge <pci1> Bus 1 Dev 8 Function 0
Vendor 0x106B <Apple Computer Inc.> Device 0x19 <KeyLargo USB>
Class 0xC <Serial bus controller>
SubClass 0x3 <USB Controller>
ProgInterface 0x10 <OHCI>
Command 0x6
-> Memory Access
-> Bus Mastering
Status 0x200
DevSel: Medium Devsel Speed
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FC8000 Size 0x1000
------------------------------------------------------
BoardObject 0x20010364 Owner <pciusb.device>
Bridge <pci1> Bus 1 Dev 9 Function 0
Vendor 0x106B <Apple Computer Inc.> Device 0x19 <KeyLargo USB>
Class 0xC <Serial bus controller>
SubClass 0x3 <USB Controller>
ProgInterface 0x10 <OHCI>
Command 0x6
-> Memory Access
-> Bus Mastering
Status 0x200
DevSel: Medium Devsel Speed
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FC7000 Size 0x1000
------------------------------------------------------
BoardObject 0x20010494 Owner <>
Bridge <pci1> Bus 1 Dev 10 Function 0
Vendor 0x104C <Texas Instruments> Device 0x8019 <TSB12LV23 IEEE-1394 Controller>
Class 0xC <Serial bus controller>
SubClass 0x0 <FireWire (IEEE 1394)>
ProgInterface 0x10 <OHCI>
Command 0x10
-> Memory Write & Invalidate
Status 0x210
-> Reserved 4
DevSel: Medium Devsel Speed
Cap_List: Head CapPtr 0x44
Cap_List: CapPtr 0x64110001
Cap_List: CapID 0x1
PMC
-> PME_Support 0xC
-> D2_SupportFW
-> Aux_Current 0x0
-> Version 0x1
PMCSR
-> Data_Scale 0x0
-> Data_Select 0x0
-> PowerState 0x0
PMCSR_BSE
Data 0x0
IOBase: Address 0xE7FCE000
Base 0: Address 0xE7FC6000 Size 0x1000
Base 1: Address 0xE7FC2000 Size 0x4000
------------------------------------------------------
BoardObject 0x2001063C Owner <sungem_eth.device>
Bridge <pci2> Bus 0 Dev 15 Function 0
Vendor 0x106B <Apple Computer Inc.> Device 0x21 <UniNorth GMAC (Sun GEM)>
Class 0x2 <Network controller>
SubClass 0x0 <Ethernet controller>
ProgInterface 0x0 <>
Command 0x6
-> Memory Access
-> Bus Mastering
Status 0x84A0
-> 66 MHz Capable
-> Fast Back-To-Back
-> Detected Parity Error
DevSel: Slow Devsel Speed
IOBase: Address 0xE7FC1000
Base 0: Address 0xE7DC1000 Size 0x200000